

1. ☒ This is a FIRST submission of items concerning a filing under 35 U.S.C. § 371.
2. ☐ This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. § 371.
3. ☐ This is an express request to begin national examination procedures (35 U.S.C. § 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. § 371(b) and PCT Articles 22 and 39(1).
4. ☒ A translation of the International Application into English (35 U.S.C. § 371(c)(2)), including a title page, 8 pages of specification, 3 pages of claims (claims 1-8), and a 1 page abstract.
5. ☒ Drawings
☒ Formal Figure(s) 1-3 on 2 sheet(s).
6. ☐ A copy of the International Application as filed (35 U.S.C. § 371(c)(2))
☐ is transmitted herewith including: _____ page abstract..
☐ has been transmitted by the International Bureau.
☐ is not required, as the application was filed in the United States Receiving Office (RO/US).

7. ☒ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. § 371(c)(3))
☒ are transmitted herewith (required only if not transmitted by the International Bureau).
☐ have been transmitted by the International Bureau.
☐ have not been made; however, the time limit for making such amendments has NOT expired.
☐ have not been made and will not be made.
☐ a translation of the amendments to the claims are transmitted here with.
8. ☒ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
☐ A copy of the Demand for International Preliminary Examination is enclosed.
9. ☒ An oath or declaration of the inventor(s) (35 U.S.C. § 371(c)(4)):
☐ is enclosed (____ pages).
☐ a combined Declaration and Power of Attorney is enclosed (____ pages).
☒ is not enclosed. Applicant requests the Patent and Trademark Office to accept this application and accord a serial number and filing date as of the date this application is deposited with the U.S. Postal Service for Express Mail. Further, Applicant requests that the NOTICE OF MISSING PARTS-FILING DATE GRANTED be sent to the undersigned representative of Applicant.
10. ☒ Applicant hereby claims priority to:
☒ International Application No.: PCT/FR00/01537 filed June 5, 2000.
☒ French application No.: FR 99/07391 filed June 11, 1999.
11. ☐ A translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. § 371(c)(5)).
12. ☒ The entire disclosure of the International Application referred to above is considered to be part of the accompanying application and is hereby incorporated by reference herein.
13. ☐ Assignment Papers.
☐ An assignment document is enclosed for recording (____ pages).
☐ Form PTO-1595 Assignment Recordation Cover Sheet (____ page).
14. ☒ A Preliminary Amendment (8 pages).
15. ☒ A substitute specification for pages 1-8, 12 (9 pages).
16. ☒ A strikethrough version of specification and abstract (10 pages).
17. ☐ Power of Attorney
☐ Is enclosed.
☐ a combined Declaration and Power of Attorney is enclosed.
18. ☒ Information Disclosure Statement (IDS), including:
☒ Form PTO-1449
☒ Reference(s) marked according to Form PTO-1449.
19. ☒ Return Receipt Postcard
20. ☐ Small Entity Status
☐ A small entity statement is enclosed.
21. ☐ Copy of PCT Form PCT/IB/338
22. ☐ Copy of International Request.

2001 DEC 11 10:50 AM

23. ☒ Copy of International Preliminary Examination Report.
☒ A copy of the International Preliminary Examination Report in French.
☐ English Translation of the International Preliminary Examination Report.

24. ☒ The following fees are submitted:

BASIC NATIONAL FEE (37 CFR § 1.492 (a) (1)-(5):				
<input type="checkbox"/> Neither international preliminary examination fee nor international search fee paid to USPTO and International Search Report not prepared by the EPO or JPO.....\$970.00				
<input checked="" type="checkbox"/> International preliminary examination fee not paid to USPTO but International Search Report prepared by the EPO or JPO.....\$890.00				
<input type="checkbox"/> International preliminary examination fee not paid to USPTO but international search fee paid to USPTO.....\$760.00				
<input type="checkbox"/> International preliminary examination fee paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4).....\$670.00				
<input type="checkbox"/> International preliminary examination fee paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4).....\$96.00				
ENTER APPROPRIATE BASIC NATIONAL FEE AMOUNT (as selected above):				\$890.00
Surcharge of \$130.00 for furnishing oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 Months from the earliest claimed priority date (37 C.F.R. § 1.492(e)).				
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE	
Total claims	20 - 20 =	0	x \$18.00 =	
Independent claims	3 - 3 =	0	x \$78.00 =	
MULTIPLE DEPENDENT CLAIM(S)			+ \$260.00 =	
TOTAL OF ABOVE CALCULATIONS:				\$890.00
Reduction by 50% for Small Entity. A Small Entity Statement must be filed:				
SUBTOTAL:				\$890.00
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 Months from the earliest claimed priority date:				
TOTAL NATIONAL FEE:				\$890.00
Fee for recording the enclosed assignment. The assignment must be accompanied by an appropriate cover sheet. \$40.00 per property:				
TOTAL FEES ENCLOSED:				\$890.00

☒ A fee authorization in the amount of \$890.00 is enclosed.

☐ Please charge my Deposit Account No. 50-1505/ in the amount of to cover the above fees.

☒ The Commissioner is hereby authorized to charge any other fees which may be required or credit any overpayment to Conley, Rose, & Tayon, P.C., Deposit Account No. 50-1505/5310-03900/EBM.

10/018179

JC01 Rec'd PCT/PTO 11 DEC 2001

Address all future correspondence to:

Eric B. Meyertons
CONLEY, ROSE, & TAYON, P.C.
P.O. Box 398
Austin, Texas 78767
Phone: (512) 476-1400 Fax: (512) 703-1250

Signature



Name

Mark R. DeLuca

Registration No.

44,649

Date

2001 DEC 11 10:00

PATENT 5310-03900

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No.: Unknown
Filed: Herewith
Inventor(s):
Thomas Skotnicki
Romain Gwoziecki

Title: SEMICONDUCTOR
DEVICE WITH
COMPENSATED
THRESHOLD VOLTAGE
AND METHOD FOR
MAKING SAME

§ Examiner: Unknown
§ Group/Art Unit: Unknown
§ Atty. Dkt. No: 5310-03900
§
§
§
§
§
§
§
§
§
§

CERTIFICATE OF EXPRESS MAIL
UNDER 37 C.F.R. §1.10

"Express Mail" mailing label number: EL893865074US
DATE OF DEPOSIT: December 11, 2001

I hereby certify that this paper or fee is being deposited with the
United States Postal Service "Express Mail Post Office to
Addressee" service under 37 C.F.R. §1.10 on the date indicated
above and is addressed to:

Commissioner for Patents
Box Patent Application
Washington, D.C. 20231


Derrick Brown

PRELIMINARY AMENDMENT

Commissioner for Patents
Box Patent Application
Washington, D.C. 20231

Sir:

Please amend the above-captioned application as follows:

In the Specification:

Please replace pages 1-8 of the specification with pages 1-8 of the enclosed substitute sheets. Applicant has also submitted herewith a strikethrough version of the specification indicating the amendments.

In the Claims:

Please cancel claims 1-8 without prejudice.

Please add the following claims.

9. A semiconductor device, comprising:

a semiconductor substrate having a predetermined concentration, N_s , of a dopant of a first conductivity type;

a source region and a drain region doped with a dopant of a second conductivity type;

junctions, wherein the junctions delimit a channel region of a predetermined length, L_N , in the substrate, wherein the junctions are defined by the source region and the drain region;

first pockets located adjacent to each of the junctions, wherein the pockets have a predetermined length, L_p , wherein the first pockets are doped with a dopant of the first conductivity type with a dopant concentration, N_p , which locally increases a net concentration in the substrate above N_s ;

second pockets located adjacent to each of the junctions and stacked against each of the first pockets, wherein the second pockets have a length, L_n , such that L_n is greater than L_p , and wherein the second pockets are doped with a dopant of the second conductivity type with a dopant concentration, N_n , such that N_n is less than N_p , which locally decreases a net concentration without changing a conductivity type, and wherein N_n is less than N_s ; and

wherein an overall length of the first pockets and the second pockets is less than the length, L_N , of the channel region.

10. The semiconductor device of claim 9, wherein the second pockets comprise a plurality of elementary pockets stacked against each other.

11. The semiconductor device of claim 9, wherein the second pockets comprise a plurality of elementary pockets stacked against each other, wherein each elementary pocket comprises a rank, i , and a predetermined length, L_{n_i} , wherein a predetermined concentration, N_{n_i} , of a dopant of the second conductivity type satisfies the relationships:

$$L_{n_1} > L_p;$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}};$$

$$N_{n_{i-1}} > N_{n_i} > N_{n_{i+1}}; \text{ and}$$

wherein the sum, ΣN_{n_i} , of the concentrations of the dopant in the elementary pockets satisfies the relationship, $\Sigma N_{n_i} < N_s$.

12. The semiconductor device of claim 9, wherein the second pockets comprise a plurality of elementary pockets stacked against each other, and wherein the plurality of elementary pockets comprises three elementary pockets.

13. The semiconductor device of claim 9, wherein the semiconductor device comprises an MOS transistor.

14. The semiconductor device of claim 9, wherein the first conductivity type comprises p-type conductivity.

15. The semiconductor device of claim 9, wherein the second conductivity type comprises n-type conductivity.

16. A method for fabricating a semiconductor device, comprising:

forming a semiconductor substrate with a predetermined concentration, N_s , of a dopant of a first conductivity type;

forming a source region and a drain region by doping the source and drain regions with a dopant of a second conductivity type, wherein the second conductivity type is opposite the first conductivity type, wherein the source and drain regions form junctions that delimit a channel region between them, and wherein the channel region comprises a predetermined length, L_N ;

forming first pockets adjacent to each of the junctions in the channel region, wherein the first pockets are formed by doping each of the first pockets with a predetermined concentration, N_p , of a dopant of the first conductivity type, which locally increases a net concentration in the substrate above N_s , and wherein each of the first pockets comprises a predetermined length, L_p ; and

implanting in the channel region a dopant of the second conductivity type under a set of conditions such that second pockets are formed in the channel region, wherein the second pockets are stacked against each of the first pockets, wherein the second pockets have a length, L_n , such that L_n is greater than L_p , wherein the second pockets have a concentration, N_n , of the dopant of the second conductivity type such that N_n is less than N_p , which locally decreases a net concentration without changing a conductivity type, wherein N_n is less than N_s , and wherein the overall length of the first pockets and the second pockets is less than the nominal length, L_N , of the channel region.

17. The method of claim 16, wherein implanting in the channel region comprises a series of successive implanting steps such that the second pockets comprise a plurality of elementary pockets.

18. The method of claim 16, wherein implanting in the channel region comprises a series of successive implantation steps such that the second pockets comprise a plurality of elementary pockets, wherein each elementary pocket comprises a rank, i , and a predetermined length, Ln_i , and wherein a predetermined concentration, Nn_i , of a dopant of the second conductivity type satisfies the relationships:

$$Ln_1 > Lp;$$

$$Ln_{i-1} < Ln_i < Ln_{i+1};$$

$$Nn_{i-1} > Nn_i > Nn_{i+1}; \text{ and}$$

wherein the sum, ΣNn_i , of the concentrations of the dopant in the elementary pockets satisfies the relationship, $\Sigma Nn_i < Ns$.

19. The method of claim 18, further comprising increasing an implantation angle of incidence with respect to the normal angle to the substrate with each successive implantation step and decreasing an implantation dose with each successive implantation step.

20. The method of claim 18, wherein the successive implanting steps comprise implanting the dopant of the second conductivity type using a same angle of incidence with respect to the normal angle to the substrate, a same implantation dose, and a same implantation energy in each successive implantation step, the method further comprising annealing the device in an annealing step after each successive implantation step, wherein each annealing step is different.

21. The method of claim 16, wherein the set of conditions comprises an implantation angle of incidence with respect to the normal angle to the substrate, an implantation dose, and an implantation energy.
22. The method of claim 16, wherein the set of conditions comprises an implantation angle of incidence with respect to the normal angle to the substrate.
23. The method of claim 16, wherein the set of conditions comprises an implantation dose.
24. The method of claim 16, wherein the set of conditions comprises an implantation energy.
25. The method of claim 16, further comprising forming an MOS transistor with the semiconductor device.
26. The method of claim 16, wherein the first conductivity type comprises p-type conductivity.
27. The method of claim 16, wherein the second conductivity type comprises n-type conductivity.
28. A semiconductor device, comprising:

a semiconductor substrate having a concentration, N_s , of a dopant of a first conductivity type;

a source region and a drain region doped with a dopant of a second conductivity type;

junctions that define a channel region of a length, L_N , in the substrate, wherein the junctions are defined by the source region and the drain region;

first pockets located adjacent to each of the junctions, wherein the first pockets have a length, L_p , and wherein the first pockets are doped with a dopant of the first conductivity type with a dopant concentration, N_p ;

second pockets stacked against each of the first pockets, wherein the second pockets have a length, L_n , such that L_n is greater than L_p , wherein the second pockets are doped with a dopant of the second conductivity type with a dopant concentration, N_n , such that N_n is less than N_p ; and

wherein an overall length of the first pockets and the second pockets is less than the length, L_N , of the channel region.

In the Abstract:

Please replace the abstract with the enclosed substitute sheet. Applicant has also submitted herewith a strikethrough version of the abstract indicating the amendments.

It is believed that no fees are due in connection with the filing of this Preliminary Amendment. However, if any fees are due, the Assistant Commissioner is hereby authorized to deduct said fees from Conley, Rose & Tayon Deposit Account No. 50-1505/5310-03900/EBM.

Respectfully submitted,




Mark R. DeLuca
Reg. No. 44,649
Patent Agent for Applicant

CONLEY, ROSE & TAYON, P.C.
P.O. BOX 398
AUSTIN, TX 78767-0398
(512) 703-1423 (voice)
(512) 703-1250 (facsimile)

Date: 12/11/01

10/018179
JC05 Rec'd PGT/PTO 14 DEC 2001

PATENT
5310-03900

CERTIFICATE OF EXPRESS MAIL UNDER 37 C.F.R. §1.10	
"Express Mail" mailing label number:	EL893865074US
DATE OF DEPOSIT:	December 11, 2001
I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. §1.10 on the date indicated above and is addressed to:	
Commissioner for Patents Box Patent Application Washington, D.C. 20231	
 Derrick Brown	

SEMICONDUCTOR DEVICE WITH COMPENSATED
THRESHOLD VOLTAGE AND METHOD FOR MAKING SAME

By:

Thomas Skotnicki

Romain Gwoziecki

Attorney Docket No.: 5310-03900

Eric B. Meyertons
Conley, Rose & Tayon, P.C.
P.O. Box 398
Austin, Texas 78767-0398
Ph: (512) 476-1400

SEMICONDUCTOR DEVICE WITH COMPENSATED THRESHOLD VOLTAGE AND FABRICATION PROCESS

The present invention relates in general to a semiconductor device, such as an MOS transistor, in which there is compensation for the drop in the threshold voltage (V_{th}) due to the short channel effects, and to a process for fabrication such a semiconductor device.

For a given nominal channel length (L) of a transistor, the threshold voltage (V_{th}), in particular for short-channel transistors, that is to say those having a channel length of less than $0.25 \mu m$ and typically a channel length L of about $0.18 \mu m$, drops suddenly.

The threshold voltage of a semiconductor device such as an MOS transistor, in particular a short-channel device, is a critical parameter of the device. This is because the leakage current of the device, for example, of the transistor, depends strongly on this threshold voltage. Taking into consideration the current supply voltages and those envisaged in the future (from 0.9 to 1.8 volts) for such devices and the permitted leakage currents (I_{off} of approximately $1 nA/\mu m$), the threshold voltage V_{th} must have values of approximately 0.2 to 0.25 volts.

The sudden voltage drop (or roll-off) in the zones of the channel region of the semiconductor device results in dispersion of the electrical characteristics of the device and makes it difficult to obtain the desired threshold voltages.

To remedy this threshold voltage roll-off in semiconductor devices such as MOS transistors, it has been proposed, as described in the article "*Self-Aligned Control of Threshold Voltages in Sub-0.2- μm MOSFETs*" by Hajima Kurata and Toshihiro Sugii, IEEE Transactions on Electron Devices, Vol. 45, No. 10, October 1998, to form, in the channel region, pockets adjacent to the source and drain region junctions and having a conductivity of the same type as the substrate, but the dopant concentration of which is greater than that of the substrate.

Although this solution reduces the threshold voltage roll-off gradient in the channel region, the short-channel effects lead to a more rapid roll-off of the threshold voltage V_{th} than the increase in the threshold voltage that can be obtained by incorporating the compensation pockets of the prior art.

5

Consequently, although these compensation pockets of the prior art allow partial local compensation for the roll-off of the threshold voltage V_{th} , it is thus not possible to obtain complete compensation for the roll-off over the entire channel region range desired.

10 The subject of the present invention is therefore a semiconductor device, such as an MOS transistor, which remedies the drawbacks of the devices of the prior art.

20E059-6278103F
15 The subject of the present invention is more particularly a semiconductor device, such as an MOS transistor, whose voltage threshold roll-off due to the short-channel effects is almost fully compensated for, making it possible to achieve channel lengths which are arbitrarily small but non-zero.

20 The subject of the present invention is also a semiconductor device, such as an MOS transistor, having a constant threshold voltage V_{th} when the channel length L decreases down to very small effective channel lengths, for example $0.025 \mu m$ or less.

25 The subject of the present invention is also a process for fabricating a semiconductor device as defined above. This process may apply to devices having channels of arbitrarily small length, these being, moreover, technologically realizable.

25

30 The above objectives, according to the invention are achieved by fabricating a semiconductor device comprising a semiconductor substrate having a predetermined concentration N_s of a dopant of a first conductivity type, source and drain regions which are doped with a dopant of a second conductivity type, the opposite of the first, and define, in the substrate, junctions delimiting a channel region of predetermined nominal length L_N , and, in the channel region, a first pocket adjacent to each of the junctions and

having a predetermined length L_p , said first pockets being doped with a dopant of the first conductivity type but with a local concentration N_p locally increasing the net concentration in the substrate, this device being characterized by the presence of at least one second pocket adjacent to each of the junctions and stacked against each of the first pockets, these second pockets having a length L_n such that $L_n > L_p$ and being doped with a dopant of the second conductivity type with a concentration N_n such that $N_n < N_p$ locally decreasing the net concentration of the substrate but without changing the conductivity type.

According to a preferred embodiment of the invention, the second pockets comprise a plurality of elementary pockets stacked against one another, each elementary pocket of a given rank i having a predetermined length L_{n_i} and a predetermined concentration N_{n_i} of a dopant of the second conductivity type satisfying the following relationships:

$$L_{n_1} > L_p$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}},$$

$$N_{n_{i-1}} > N_{n_i} > N_{n_{i+1}}, \text{ and}$$

the sum ΣN_{n_i} of the concentrations of the dopant of the second conductivity type in the elementary pockets being such that:

$$\Sigma N_{n_i} < N_s.$$

In other words, the second pockets decrease the net concentration of dopant of the first conductivity type both in the first pockets and in the channel region, but do not change the conductivity type of the first pockets nor of the channel region.

The present invention also relates to a process for fabricating a semiconductor device as defined above which comprises the formation, in a semiconductor substrate having a predetermined concentration N_s of a dopant of a first conductivity type, of a source region and of a drain region which are doped with a dopant of a second conductivity type, the opposite of the first, the source and drain regions forming, in the substrate, junctions delimiting between them a channel region having a predetermined nominal length L_N , and the formation, in the channel region in a zone adjacent to each of the junctions, of a

first pocket having a predetermined length L_p and a predetermined concentration N_p locally increasing the net concentration in the substrate above N_s , the process being characterized in that it furthermore comprises the implantation, in the channel region, of a dopant of the second conductivity type, the opposite of the first, under conditions such that at least one second pocket is formed in the channel region, this second pocket being stacked against each of the first pockets respectively, and having a length L_n such that $L_n > L_p$ and a concentration N_n of a dopant of the first type such that $N_n < N_p$ and locally decreasing the net concentration in the substrate, but without changing the conductivity type.

In a preferred embodiment of the process of the invention, the implantation of the dopant of the second conductivity type consists of a series of successive implantations under conditions such that the second pockets formed each consist of a plurality of elementary pockets stacked against one another, each elementary pocket of a given rank i having a length L_{n_i} and a concentration N_{n_i} of a dopant of the second conductivity type satisfying the relationships:

$$L_{n_1} > L_p$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}}$$

$$N_{n_{i-1}} > N_{n_i} > N_{n_{i+1}} \text{ and}$$

the sum ΣN_{n_i} of the concentrations of the dopant of the second conductivity type in the elementary pockets being such that:

$$\Sigma N_{n_i} < N_s.$$

The lengths L_p and L_n of the pockets are taken from the junctions.

Implantation of a dopant in a semiconductor substrate is a known process and it is possible, in the present process, to use any implantation process conventionally used in the technology of semiconductors.

As is known, the formation of doped pockets in a semiconductor substrate depends on the angle of incidence of the implantation with respect to the normal to the substrate, on the

implantation dose and on the implantation energy of the dopant. Thus, by varying the angle of incidence and the dopant dose, it is possible to increase the length of the implanted pocket and to vary the dopant concentration.

- 5 As a variant, in order to vary the length of the second implanted pockets and their dopant concentration, successive implantations may be carried out with the same angle of incidence with respect to the normal, the same dose and the same implantation energy but by subjecting the device after each successive implantation to an annealing heat treatment so as to make the dopant implanted in the substrate diffuse differently.

10

The remainder of the description refers to the appended figures, which show respectively:

- figure 1, a first embodiment of a semiconductor device, such as an MOS transistor, according to the invention;

15 - figure 2, a second embodiment of a semiconductor device according to the invention; and

- figure 3, a graph of the threshold voltage (V_{th}) for various semiconductor devices according to the invention as a function of the effective channel length.

20 Figure 1 shows a first embodiment of a semiconductor device according to the invention, such as an MOS transistor, comprising, as is conventional, a semiconductor substrate 1, for example a silicon substrate doped with a dopant of a first conductivity type, for example p-type conductivity, in which are formed source 2 and drain 3 regions doped with a dopant of a second conductivity type, the opposite of the first, for example an n-type dopant, which in the substrate define junctions 4, 5 delimiting between them a
25 channel region 6.

As is known, the channel region 6 is covered with a gate oxide layer 11, for example a thin silicon oxide layer, which is itself surmounted by a gate 12, for example made of silicon. As is also well known, the gate 12 may be flanked on two opposed sides by
30 spacers 13, 14 made of a suitable dielectric.

As is known, to reduce the rate of roll-off of the threshold voltage V_{th} in the channel region 6, two first pockets 7, 8 are formed in the channel region, each being adjacent to one of the junctions 4, 5 respectively. These pockets are doped by means of a dopant of the first conductivity type p, but with a concentration N_p of dopant of the first type which locally increases the concentration in the substrate to above N_s and has a length L_p as short as possible.

According to the invention, two second pockets 9, 10 are formed in the channel region 6, which second pockets are each stacked against one of the first pockets, but with a length L_n greater than the length L_p of the first pockets, and are doped with a dopant of the second conductivity type, for example an n-type dopant, with a concentration N_n such that N_n is less than the concentration N_p of dopant of the first conductivity type in the substrate.

Thus, in the zones of the second pockets, the net concentration of dopant of the first conductivity type, for example the p-type dopant, is decreased but the nature of the conductivity in the channel region is not changed, the channel still remaining a region of p-type conductivity.

Figure 2, in which the same reference numbers denote the same elements as previously, shows another embodiment of a semiconductor device according to the invention which differs from the previous device shown in figure 1 only by the fact that the second pockets 9, 10 consist in fact of pluralities of elementary pockets stacked against one another - three elementary pockets in the embodiment shown in figure 2.

Each elementary pocket of a given rank i has a length L_{n_i} and a concentration N_{n_i} of dopant of the second conductivity type which satisfy the following relationships:

$$L_p < L_{n_i}$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}}$$

$$N_{n_{i-1}} < N_{n_i} < N_{n_{i+1}}, \text{ and}$$

the sum $\sum Nn_i$ of the concentrations of dopant of the second conductivity type in the elementary pockets being such that:

$$\sum Nn_i < N_s.$$

5 In other words, the elementary pockets stacked against the first pockets 7 and 8 are also stacked against one another, but they have increasing lengths and, concurrently, concentrations of dopant of the first conductivity type which decrease as their lengths increase.

10 Moreover, the sum of the concentrations $\sum Nn_i$ of the stacked elementary pockets is such that it remains less than the concentration N_s of dopant of the first conductivity type in the substrate so that the conductivity type of the channel region 6 is not modified.

15 Thus, in the case shown in figure 2, in which the second pockets consist of three elementary pockets, the lengths and dopant concentrations of the elementary pockets satisfy the relationships:

$$L_p < L_{n1}$$

$$L_{n1} < L_{n2} < L_{n3}$$

$$Nn_1 > Nn_2 > Nn_3 \text{ and}$$

20
$$Nn_1 + Nn_2 + Nn_3 < N_s.$$

Figure 3 shows simulated graphs of the threshold voltage V_{th} for transistors having a gate oxide layer 4 nm in thickness and for a drain/source voltage of 1.5 volts as a function of the effective channel length. The lengths L_p and the concentrations N_p of the first
25 pockets doped with a dopant of the same type as the substrate correspond to the minimum channel length to be obtained and the highest doping.

Curve A corresponds to the stacking of a single second pocket according to the invention and shows that a flat V_{th} is obtained for a channel length down to $0.15 \mu m$.

30

Curve B corresponds to the stacking of two second pockets according to the invention and shows that a flat V_{th} is obtained for a channel length down to $0.07\ \mu\text{m}$.

5 Finally, curve C corresponds to the stacking of seven second pockets according to the invention and shows that a flat V_{th} can be obtained for a channel length down to $0.025\ \mu\text{m}$.

10 Thus, the above curves show that the necessary doping levels remain reasonable and make it possible to obtain flat curves of V_{th} as a function of the effective channel length down to effective lengths of $25\ \text{nm}$, this being so even with gate oxide thicknesses of $4\ \text{nm}$.

CLAIMS AS AMENDED UNDER PCT ARTICLE 19

1. A semiconductor device comprising a semiconductor substrate (1) having a predetermined concentration N_s of a dopant of a first conductivity type, source (2) and drain (3) regions which are doped with a dopant of a second conductivity type; the opposite of the first, and define, in the substrate, junctions (4, 5) delimiting a channel region (6) of predetermined nominal length L_N and, in the channel region (6), a first pocket (7, 8) adjacent to each of the junctions (4, 5) and having a predetermined length L_p , said first pockets (7, 8) being doped with a dopant of the first conductivity type of concentration N_p locally increasing the net concentration in the substrate above N_s , characterized in that it comprises, in the channel region (6), at least one second pocket (9, 10) adjacent to each of the junctions (4, 5) and stacked against each of the first pockets (7, 8), said second pockets (9, 10) having a length L_n such that $L_n > L_p$ and being doped with a dopant of the second conductivity type with a concentration N_n such that $N_n < N_p$ and locally decreasing the net concentration of the substrate but without changing the conductivity type, and in that the concentration N_n of dopant of the second conductivity type in the second pockets satisfies the relationship $N_n < N_s$, the overall length of the first and second pockets being less than the nominal length L_N of the channel region.
2. The semiconductor device as claimed in claim 1, characterized in that the second pockets (9, 10) comprise a plurality of elementary pockets stacked against one another, each elementary pocket of a given rank i having a predetermined length L_{n_i} and a predetermined concentration N_{n_i} of a dopant of the second conductivity type satisfying the relationships:

$$L_{n_i} > L_p$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}},$$

$$N_{n_{i-1}} > N_{n_i} > N_{n_{i+1}}, \text{ and}$$

the sum $\sum Nn_i$ of the concentrations of the dopant of the second conductivity type in the elementary pockets of the plurality satisfying the relationship $\sum Nn_i < Ns$.

3. The device as claimed in claim 1 or 2, characterized in that the device is an MOS transistor.
4. A process for fabricating a semiconductor device as claimed in claim 1 or 2, comprising:
 - the formation, in a semiconductor substrate (1) having a predetermined concentration Ns of a dopant of the first conductivity type, of a source region (2) and of a drain region (3) which are doped with a dopant of a second conductivity type, the opposite of the first, said source and drain regions forming, in the substrate, junctions (4, 5) delimiting between them a channel region (6) having a predetermined nominal length L_N , and
 - the formation, in the channel region (6) in a zone adjacent to each of the junctions (4, 5), of a first pocket (7, 8) having a predetermined length L_p and a predetermined concentration N_p of a dopant of the first conductivity type locally increasing the net concentration in the substrate above Ns ;characterized in that it furthermore comprises:
 - the implantation, in the channel region (6), of a dopant of the second conductivity type, the opposite of the first, under conditions such that at least one second pocket (9, 10) is formed in the channel region (6), this second pocket being stacked against each of the first pockets (7, 8) respectively, and having a length L_n such that $L_n > L_p$ and a concentration N_n of a dopant of the first type such that $N_n < N_p$ and locally decreasing the net concentration in the substrate, but without changing the conductivity type, and in that concentration N_n of dopant of the second conductivity type in the second pockets satisfies the relationship $N_n < Ns$, the overall length of the first and second pockets being less than the nominal length L_N of the channel region.

5. The process as claimed in claim 4, characterized in that the implantation of the dopant of the second conductivity type consists of a series of successive implantations such that the second pockets (9, 10) each consist of a plurality of stacked elementary pockets, each elementary pocket of a given rank i having a length L_{n_i} and a concentration N_{n_i} of a dopant of the second conductivity type satisfying the relationships:

$$L_{n_1} > L_p$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}}$$

$$N_{n_{i-1}} > N_{n_i} > N_{n_{i+1}} \text{ and}$$

the sum $\sum N_{n_i}$ of the concentrations of the dopant of the second conductivity type in the plurality of elementary pockets satisfying the relationship $\sum N_{n_i} < N_s$.

6. The process as claimed in claim 4 or 5, characterized in that the implantation conditions include the implantation angle of incidence with respect to the normal to the substrate, the implantation dose and the implantation energy.
7. The process as claimed in claim 5, characterized in that, in the series of successive implantations, the angle of incidence with respect to the normal is increased and the implantation dose is decreased from one successive implantation to another.
8. The process as claimed in claim 5, characterized in that the series of successive implantations consists of implanting the dopant of the second conductivity type using the same angle of incidence with respect to the normal to the substrate, the same implantation dose and the same implantation energy, and, between each successive implantation, in subjecting the device to a different annealing treatment.

ABSTRACT

- 5 The invention concerns a semiconductor device comprising in the channel region (6) first
voids (7,8) adjacent to the junctions (4, 5) which have a predetermined length L_p and a
dopant concentration N_p of a first conductivity type of the substrate (1) dopant locally
increasing the net substrate concentration and second voids (9, 10) superposed on the first
voids having a length L_n and a dopant concentration N_n of a second conductivity type
10 opposed to the first conductivity type satisfying the relationships $L_n > L_p$ and $N_n < N_p$
and locally decreasing the net substrate concentration but without modifying the type of
conductivity. The invention is applicable to a MOS transistor.

BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION

The present invention relates in general to a semiconductor device, such as an MOS transistor, in which there is compensation for the drop in the threshold voltage (V_{th}) due to the short-channel effects, and to a process for fabrication of such a semiconductor device.

2. DESCRIPTION OF THE RELATED ART

For a given nominal channel length (L) of a transistor, the threshold voltage (V_{th}) drops suddenly, in particular for short-channel transistors (i.e., those having a channel length of less than $0.25\ \mu\text{m}$ and typically a channel length, L , of about $0.18\ \mu\text{m}$).

The threshold voltage of a semiconductor device such as an MOS transistor, in particular a short-channel device, is a critical parameter of the device. This is because the leakage current of the device (for example, of the transistor) depends strongly on the threshold voltage. Taking into consideration current supply voltages and those envisaged in the future (from 0.9 to 1.8 volts) for such devices and the permitted leakage currents (I_{off} of approximately $1\ \text{nA}/\mu\text{m}$), the threshold voltage V_{th} must have values of approximately 0.2 to 0.25 volts.

The sudden voltage drop (or roll-off) in the zones of the channel region of the semiconductor device results in dispersion of the electrical characteristics of the device and makes it difficult to obtain the desired threshold voltages.

To remedy this threshold voltage roll-off in semiconductor devices such as MOS transistors, it has been proposed, as described in the article "*Self-Aligned Control of Threshold Voltages in Sub-0.2- μm MOSFETs*" by Hajima Kurata and Toshihiro Sugii,

IEEE Transactions on Electron Devices, Vol. 45, No. 10, October 1998, to form, in the channel region, pockets adjacent to the source and drain region junctions that have a conductivity of the same type as the substrate; but in which, the dopant concentration is greater than that of the substrate.

5

Although this solution reduces the threshold voltage roll-off gradient in the channel region, the short-channel effects lead to a more rapid roll-off of the threshold voltage, V_{th} , than the increase in the threshold voltage that can be obtained by incorporating the compensation pockets of the prior art.

10

Consequently, although these compensation pockets allow partial local compensation for the roll-off of the threshold voltage, V_{th} , it is not possible to obtain complete compensation for the roll-off over the entire channel region range desired.

15

Therefore a semiconductor device, such as an MOS transistor, that remedies the drawbacks of the devices of the prior art may be desired.

20

More particularly, a semiconductor device, such as an MOS transistor, whose voltage threshold roll-off due to the short-channel effects is almost fully compensated for may be desired. This makes it possible to achieve channel lengths which are arbitrarily small but non-zero.

25

Also a semiconductor device, such as an MOS transistor, may have a constant threshold voltage, V_{th} , when the channel length, L , decreases down to very small effective channel lengths, for example, $0.025\ \mu\text{m}$ or less.

30

DESCRIPTION OF THE INVENTION

A semiconductor device is described that may have a semiconductor substrate with a predetermined concentration, N_s , of a dopant of a first conductivity type. The device may have source and drain regions which are doped with a dopant of a second conductivity type, which is opposite of the first conductivity type. Junctions delimiting a channel region of predetermined nominal length, L_N , may be defined in the substrate. A first pocket adjacent to each of the junctions and having a predetermined length, L_p , may be defined. The first pockets may be doped with a dopant of the first conductivity type but with a local concentration, N_p , which locally increases the net concentration in the substrate. The device may include at least one second pocket located adjacent to each of the junctions and stacked against each of the first pockets. These second pockets may have a length, L_n , such that $L_n > L_p$. The second pockets may be doped with a dopant of the second conductivity type and have a concentration, N_n , such that $N_n < N_p$. This may locally decrease the net concentration of the substrate without changing the conductivity type.

In an embodiment, the second pockets include a plurality of elementary pockets stacked against one another. Each elementary pocket of a given rank, i , may have a predetermined length, L_{n_i} , and a predetermined concentration, N_{n_i} , of a dopant of the second conductivity type satisfying the following relationships:

$$L_{n_1} > L_p,$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}},$$

$$N_{n_{i-1}} > N_{n_i} > N_{n_{i+1}}, \text{ and}$$

the sum, ΣN_{n_i} , of the concentrations of the dopant of the second conductivity type in the elementary pockets may be such that:

$$\Sigma N_{n_i} < N_s.$$

In other words, the second pockets decrease the net concentration of dopant of the first conductivity type both in the first pockets and in the channel region. However, they do not change the conductivity type of the first pockets nor of the channel region.

A process for fabricating a semiconductor device as defined above is described. The process may include the formation of a source region and of a drain region in a semiconductor substrate having a predetermined concentration, N_s , of a dopant of a first conductivity type. The source region and the drain region may be doped with a dopant of a second conductivity type, which is opposite of the first conductivity type. The source and drain regions may form one or more junctions in the substrate such that the junctions delimit between them a channel region. The channel region may have a predetermined nominal length, L_N . In the channel region in a zone adjacent to each of the junctions, one or more first pockets may be formed having a predetermined length, L_p , and a predetermined concentration, N_p . This may locally increase the net concentration in the substrate above N_s . The process may furthermore include the implantation, in the channel region, of a dopant of the second conductivity type, which is opposite of the first conductivity type. This may be done under a set of conditions such that at least one second pocket is formed in the channel region. Each second pocket may be stacked against each of the first pockets, respectively. The second pocket may have a length, L_n , such that $L_n > L_p$, and a concentration, N_n , of a dopant of the first type such that $N_n < N_p$. This may locally decrease the net concentration in the substrate, without changing the conductivity type.

In a preferred embodiment, the implantation of the dopant of the second conductivity type consists of a series of successive implantations under a set of conditions such that the second pockets formed each consist of a plurality of elementary pockets stacked against one another. Each elementary pocket of a given rank, i , may have a length, L_{n_i} , and a concentration, N_{n_i} , of a dopant of the second conductivity type satisfying the relationships:

$$L_{n_1} > L_p,$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}},$$

$$N_{n_{i-1}} > N_{n_i} > N_{n_{i+1}}, \text{ and}$$

the sum, ΣN_{n_i} , of the concentrations of the dopant of the second conductivity type in the elementary pockets being such that:

$$\Sigma N_{n_i} < N_s.$$

The lengths L_p and L_n of the pockets are taken from the junctions.

Implantation of a dopant in a semiconductor substrate is a known process and it is possible, in the present process, to use any implantation process conventionally used in the technology of semiconductors.

As is known, the formation of doped pockets in a semiconductor substrate depends on the angle of incidence of the implantation with respect to the normal to the substrate, on the implantation dose, and on the implantation energy of the dopant. Thus, by varying the angle of incidence and the dopant dose, it is possible to increase the length of the implanted pocket and to vary the dopant concentration.

As a variant, in order to vary the length of the second implanted pockets and their dopant concentration, successive implantation steps may be carried out with the same angle of incidence with respect to the normal, the same dose, and the same implantation energy. However, subjecting the device to a different annealing heat treatment step after each successive implantation step may make the dopant implanted in the substrate diffuse differently for each implanted pocket.

BRIEF DESCRIPTION OF THE DRAWINGS

The remainder of the description refers to the appended figures, which show respectively:

Figure 1, a first embodiment of a semiconductor device, such as an MOS transistor;

Figure 2, a second embodiment of a semiconductor device; and

Figure 3, a graph of the threshold voltage (V_{th}) for various semiconductor devices as a function of the effective channel length.

DETAILED DESCRIPTION OF THE DRAWINGS

Figure 1 shows a first embodiment of a semiconductor device, such as an MOS transistor. The semiconductor device may include a semiconductor substrate 1, which may be, for example, a silicon substrate doped with a dopant of a first conductivity type (for example, p-type conductivity). Source 2 and drain 3 regions may be formed in the substrate 1 and doped with a dopant of a second conductivity type, which is opposite of the first conductivity type (for example, an n-type dopant). The source and drain regions may, in the substrate, define junctions 4, 5 delimiting between them a channel region 6.

The channel region 6 may be covered with a gate oxide layer 11 (for example, a thin silicon oxide layer), which is itself surmounted by a gate 12 (for example, a gate made of silicon). The gate 12 may be flanked on two opposed sides by spacers 13, 14 made of a suitable dielectric.

To reduce the rate of roll-off of the threshold voltage, V_{th} , in the channel region 6, two first pockets 7, 8 are formed in the channel region. Each pocket may be adjacent to one of the junctions 4, 5, respectively. These pockets are doped by means of a dopant of the first conductivity type, p, but with a concentration, N_p , of dopant which locally increases the concentration in the substrate to above N_s and has a length, L_p , as short as possible.

Two second pockets 9, 10 are formed in the channel region 6. The second pockets are each stacked against one of the first pockets, but with a length, L_n , greater than the length, L_p , of the first pockets. The second pockets are doped with a dopant of the second conductivity type. For example, the dopant may be an n-type dopant with a concentration, N_n , such that N_n is less than the concentration N_p of dopant of the first conductivity type in the substrate.

Thus, in the zones of the second pockets, the net concentration of dopant of the first conductivity type (for example, the p-type dopant) is decreased but the nature of the

conductivity in the channel region is not changed. The channel may still remain a region of p-type conductivity.

Figure 2, in which the same reference numbers denote the same elements as previously, shows another embodiment of a semiconductor device. Figure 2 shows that the second pockets 9, 10 may include pluralities of elementary pockets stacked against one another. For example, pluralities of elementary pockets may include three elementary pockets as shown in the embodiment in Figure 2.

Each elementary pocket of a given rank, i , has a length, L_{n_i} , and a concentration, N_{n_i} , of dopant of the second conductivity type which satisfy the following relationships:

$$L_p < L_{n_i},$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}},$$

$$N_{n_{i-1}} < N_{n_i} < N_{n_{i+1}}, \text{ and}$$

the sum ΣN_{n_i} of the concentrations of dopant of the second conductivity type in the elementary pockets being such that:

$$\Sigma N_{n_i} < N_s.$$

In other words, the elementary pockets stacked against the first pockets 7 and 8 are also stacked against one another. However, they have increasing lengths and, concurrently, concentrations of dopant of the first conductivity type which decrease as their lengths increase.

Moreover, the sum of the concentrations, ΣN_{n_i} , of the stacked elementary pockets is such that it remains less than the concentration, N_s , of dopant of the first conductivity type in the substrate so that the conductivity type of the channel region 6 is not modified.

Thus, in the case shown in figure 2, in which the second pockets consist of three elementary pockets. The lengths and dopant concentrations of the elementary pockets satisfy the relationships:

$$L_p < L_{n_1},$$

$$Ln_1 < Ln_2 < Ln_3,$$

$$Nn_1 > Nn_2 > Nn_3, \text{ and}$$

$$Nn_1 + Nn_2 + Nn_3 < Ns.$$

5 Figure 3 shows simulated graphs of the threshold voltage, V_{th} , for transistors having a gate oxide layer 4 nm in thickness and for a drain/source voltage of 1.5 volts as a function of the effective channel length. The lengths, L_p , and the concentrations, N_p , of the first pockets doped with a dopant of the same type as the substrate correspond to the minimum channel length to be obtained and the highest doping.

10

Curve A corresponds to the stacking of a single second pocket and shows that a flat V_{th} is obtained for a channel length down to $0.15 \mu m$.

15

Curve B corresponds to the stacking of two second pockets and shows that a flat V_{th} is obtained for a channel length down to $0.07 \mu m$.

20

Finally, curve C corresponds to the stacking of seven second pockets and shows that a flat V_{th} can be obtained for a channel length down to $0.025 \mu m$.

Thus, the above curves show that the necessary doping levels remain reasonable and make it possible to obtain flat curves of V_{th} as a function of the effective channel length down to effective lengths of 25 nm. This may be so even with gate oxide thicknesses of 4 nm.

ABSTRACT

A semiconductor device may include a channel region formed between a source and a drain region. One or more first pockets may be formed in the channel region adjacent to junctions. The first pockets may be doped with a dopant of the first conductivity type. At least one second pocket may be formed adjacent to each of the junctions and stacked against each of the first pockets. The second pocket may be doped with a dopant of a second conductivity type such that the dopant concentration in the second pocket is less than the dopant concentration in the first pockets. The second pocket may reduce a local substrate concentration without changing the conductivity type of the channel region.

2/PRTS

**SEMICONDUCTOR DEVICE WITH COMPENSATED THRESHOLD
VOLTAGE AND FABRICATION PROCESS**

BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION

The present invention relates in general to a semiconductor device, such as an MOS transistor, in which there is compensation for the drop in the threshold voltage (V_{th}) due to the short-channel effects, and to a process for fabrication of such a semiconductor device.

2. DESCRIPTION OF THE RELATED ART

For a given nominal channel length (L) of a transistor, the threshold voltage (V_{th}), drops suddenly, in particular for short-channel transistors, ~~that is to say~~ (i.e., those having a channel length of less than $0.25 \mu m$ and typically a channel length, L_2 , of about $0.18 \mu m$), ~~drops suddenly~~.

The threshold voltage of a semiconductor device such as an MOS transistor, in particular a short-channel device, is a critical parameter of the device. This is because the leakage current of the device, (for example, of the transistor), depends strongly on this the threshold voltage. Taking into consideration ~~the~~ current supply voltages and those envisaged in the future (from 0.9 to 1.8 volts) for such devices and the permitted leakage currents (I_{off} of approximately $1 nA/\mu m$), the threshold voltage V_{th} must have values of approximately 0.2 to 0.25 volts.

The sudden voltage drop (or roll-off) in the zones of the channel region of the semiconductor device results in dispersion of the electrical characteristics of the device and makes it difficult to obtain the desired threshold voltages.

To remedy this threshold voltage roll-off in semiconductor devices such as MOS transistors, it has been proposed, as described in the article "*Self-Aligned Control of Threshold Voltages in Sub-0.2- μ m MOSFETs*" by Hajima Kurata and Toshihiro Sugii, IEEE Transactions on Electron Devices, Vol. 45, No. 10, October 1998, to form, in the channel region, pockets adjacent to the source and drain region junctions ~~and that having~~ a conductivity of the same type as the substrate, but in which, the dopant concentration ~~of which~~ is greater than that of the substrate.

Although this solution reduces the threshold voltage roll-off gradient in the channel region, the short-channel effects lead to a more rapid roll-off of the threshold voltage, V_{th} , than the increase in the threshold voltage that can be obtained by incorporating the compensation pockets of the prior art.

Consequently, although these compensation pockets ~~of the prior art~~ allow partial local compensation for the roll-off of the threshold voltage, V_{th} , it is ~~thus not~~ possible to obtain complete compensation for the roll-off over the entire channel region range desired.

~~The subject of the present invention is t~~Therefore a semiconductor device, such as an MOS transistor, ~~which that~~ remedies the drawbacks of the devices of the prior art may be desired.

~~The subject of the present invention is m~~More particularly, a semiconductor device, such as an MOS transistor, whose voltage threshold roll-off due to the short-channel effects is almost fully compensated for may be desired. ~~This makesing~~ it possible to achieve channel lengths which are arbitrarily small but non-zero.

~~The subject of the present invention is a~~Also a semiconductor device, such as an MOS transistor, may haveing a constant threshold voltage, V_{th} , when the channel length, L_c , decreases down to very small effective channel lengths, for example, 0.025 μ m or less.

~~The subject of the present invention is also a~~ process for fabricating a semiconductor device as defined above. ~~This process may apply to devices having channels of arbitrarily small length, these being, moreover, technologically realizable.~~

5

DESCRIPTION OF THE INVENTION

~~The above objectives, according to the invention are achieved by fabricating a~~ semiconductor device is described that may have comprising a semiconductor substrate having with a predetermined concentration, N_s , of a dopant of a first conductivity type,

10

The device may have source and drain regions which are doped with a dopant of a second conductivity type, which is the opposite of the first conductivity type, and define, in the substrate, ~~j~~ junctions delimiting a channel region of predetermined nominal length, L_N , may be defined in the substrate, and, in the channel region, ~~a~~ a first pocket adjacent to each of the junctions and having a predetermined length, L_p , may be defined. ~~said~~ The

15

first pockets may being doped with a dopant of the first conductivity type but with a local concentration, N_p , which locally increasesing the net concentration in the substrate,

~~this~~ The device may being characterized by the presence of ~~include~~ at least one second pocket located adjacent to each of the junctions and stacked against each of the first pockets,

20

~~t~~ These second pockets may haveing a length, L_n , such that $L_n > L_p$, and The second pockets may being doped with a dopant of the second conductivity type with and have a concentration, N_n , such that $N_n < N_p$. This may locally decreaseing the net concentration of the substrate ~~but without changing the conductivity type.~~

~~According to a preferred~~ In an embodiment ~~of the invention,~~ the second pockets ~~comprise~~ include a plurality of elementary pockets stacked against one another, ~~e~~ Each elementary pocket of a given rank, i , may haveing a predetermined length, L_{n_i} , and a predetermined concentration, N_{n_i} , of a dopant of the second conductivity type satisfying the following relationships:

30

$$L_{n_1} > L_p,$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}},$$

$$N_{n_{i-1}} > N_{n_i} > N_{n_{i+1}}, \text{ and}$$

the sum, ΣNn_i , of the concentrations of the dopant of the second conductivity type in the elementary pockets may being such that:

$$\Sigma Nn_i < Ns.$$

5 In other words, the second pockets decrease the net concentration of dopant of the first conductivity type both in the first pockets and in the channel region. However, they ~~but~~ do not change the conductivity type of the first pockets nor of the channel region.

10 ~~The present invention also relates to a~~ process for fabricating a semiconductor device as defined above is described. ~~which comprises~~ The process may include the formation of a source region and of a drain region, in a semiconductor substrate having a predetermined concentration, Ns , of a dopant of a first conductivity type, of a ~~The source region and of the drain region which are~~ may be doped with a dopant of a second conductivity type, which is the opposite of the first conductivity type. ~~The source and drain regions forming~~ may form one or more junctions, in the substrate, such that the junctions delimiting between them a channel region, having ~~The channel region may have a predetermined nominal length, L_{Ns} , and the formation, in the channel region in a zone adjacent to each of the junctions, of a one or more first pockets may be formed~~ having a predetermined length, Lp , and a predetermined concentration, Np . This may locally ~~increaseing~~ the net concentration in the substrate above Ns , ~~The process being characterized in that it may furthermore comprises~~ include the implantation, in the channel region, of a dopant of the second conductivity type, which is the opposite of the first conductivity type. This may be done under a set of conditions such that at least one second pocket is formed in the channel region, ~~this~~ Each second pocket may being stacked against each of the first pockets, respectively. The second pocket may and ~~haveing~~ a length, Ln , such that $Ln > Lp$, and a concentration, Nn , of a dopant of the first type such that $Nn < Np$. This mayand locally ~~decreaseing~~ the net concentration in the substrate, ~~but~~ without changing the conductivity type.

30 In a preferred embodiment ~~of the process of the invention,~~ the implantation of the dopant of the second conductivity type consists of a series of successive implantations

under a set of conditions such that the second pockets formed each consist of a plurality of elementary pockets stacked against one another; Each elementary pocket of a given rank, i , may have a length, Ln_i , and a concentration, Nn_i , of a dopant of the second conductivity type satisfying the relationships:

$$Ln_1 > Lp_2$$

$$Ln_{i-1} < Ln_i < Ln_{i+1}$$

$$Nn_{i-1} > Nn_i > Nn_{i+1} \text{ and}$$

the sum, ΣNn_i , of the concentrations of the dopant of the second conductivity type in the elementary pockets being such that:

$$\Sigma Nn_i < Ns.$$

The lengths Lp and Ln of the pockets are taken from the junctions.

Implantation of a dopant in a semiconductor substrate is a known process and it is possible, in the present process, to use any implantation process conventionally used in the technology of semiconductors.

As is known, the formation of doped pockets in a semiconductor substrate depends on the angle of incidence of the implantation with respect to the normal to the substrate, on the implantation dose, and on the implantation energy of the dopant. Thus, by varying the angle of incidence and the dopant dose, it is possible to increase the length of the implanted pocket and to vary the dopant concentration.

As a variant, in order to vary the length of the second implanted pockets and their dopant concentration, successive implantations steps may be carried out with the same angle of incidence with respect to the normal, the same dose, and the same implantation energy. ~~but by~~ However, ~~subjecting the device after each successive implantation to an a~~ different annealing heat treatment step after each successive implantation step so as ~~to~~ may make the dopant implanted in the substrate diffuse differently for each implanted pocket.

BRIEF DESCRIPTION OF THE DRAWINGS

The remainder of the description refers to the appended figures, which show respectively:

- 5 —~~Figure 1, a first embodiment of a semiconductor device, such as an MOS transistor, according to the invention;~~
- ~~Figure 2, a second embodiment of a semiconductor device according to the invention; and~~
- 10 —~~Figure 3, a graph of the threshold voltage (V_{th}) for various semiconductor devices according to the invention as a function of the effective channel length.~~

DETAILED DESCRIPTION OF THE DRAWINGS

15 Figure 1 shows a first embodiment of a semiconductor device ~~according to the invention~~, such as an MOS transistor. The semiconductor device may include comprising, as is conventional, a semiconductor substrate 1, which may be, for example, a silicon substrate doped with a dopant of a first conductivity type, (for example, p-type conductivity); in which are formed sSource 2 and drain 3 regions may be formed in the substrate 1 and doped with a dopant of a second conductivity type, which ~~is~~ the opposite of the first conductivity type, (for example, an n-type dopant); ~~which~~ The source and drain regions may, in the substrate, define junctions 4, 5 delimiting between them a channel region 6.

25 ~~As is known,~~ The channel region 6 is may be covered with a gate oxide layer 11, (for example, a thin silicon oxide layer), which is itself surmounted by a gate 12, (for example, a gate made of silicon). ~~As is also well known,~~ The gate 12 may be flanked on two opposed sides by spacers 13, 14 made of a suitable dielectric.

30 ~~As is known,~~ To reduce the rate of roll-off of the threshold voltage, V_{th} , in the channel region 6, two first pockets 7, 8 are formed in the channel region, eEach pocket being may be adjacent to one of the junctions 4, 5, respectively. These pockets are doped

by means of a dopant of the first conductivity type, p, but with a concentration, N_p , of dopant of the first type which locally increases the concentration in the substrate to above N_s and has a length, L_p , as short as possible.

5 ~~According to the invention, two~~ Two second pockets 9, 10 are formed in the channel region 6; ~~which~~ The second pockets are each stacked against one of the first pockets, but with a length, L_n , greater than the length, L_p , of the first pockets; ~~and~~ The second pockets are doped with a dopant of the second conductivity type; ~~For example, the dopant may be an n-type dopant,~~ For example, the dopant may be an n-type dopant, with a concentration, N_n , such that N_n is less than the concentration N_p of dopant of the first conductivity type in the substrate.

15 Thus, in the zones of the second pockets, the net concentration of dopant of the first conductivity type, (for example, the p-type dopant,) is decreased but the nature of the conductivity in the channel region is not changed; ~~The channel may still remaining a~~ region of p-type conductivity.

20 Figure 2, in which the same reference numbers denote the same elements as previously, shows another embodiment of a semiconductor device; ~~according to the invention~~ Figure 2 which differs from the previous device shown in figure 1 shows only by the fact that the second pockets 9, 10 consist in fact of may include pluralities of elementary pockets stacked against one another. ~~For example, pluralities of elementary pockets may include three elementary pockets as shown in the embodiment shown in figure~~ Figure 2.

25 Each elementary pocket of a given rank, i , has a length, L_{n_i} , and a ~~concentration~~ concentration, N_{n_i} , of dopant of the second conductivity type which satisfy the following relationships:

$$L_p < L_{n_i}$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}}$$

$$N_{n_{i-1}} < N_{n_i} < N_{n_{i+1}}, \text{ and}$$

the sum $\sum Nn_i$ of the concentrations of dopant of the second conductivity type in the elementary pockets being such that:

$$\sum Nn_i < N_s.$$

5 In other words, the elementary pockets stacked against the first pockets 7 and 8 are also stacked against one another, ~~but~~ However, they have increasing lengths and, concurrently, concentrations of dopant of the first conductivity type which decrease as their lengths increase.

10 Moreover, the sum of the concentrations, $\sum Nn_i$, of the stacked elementary pockets is such that it remains less than the concentration, N_s , of dopant of the first conductivity type in the substrate so that the conductivity type of the channel region 6 is not modified.

15 Thus, in the case shown in figure 2, in which the second pockets consist of three elementary pockets, ~~the~~ The lengths and dopant concentrations of the elementary pockets satisfy the relationships:

$$L_p < L_{n1},$$

$$L_{n1} < L_{n2} < L_{n3},$$

$$Nn_1 > Nn_2 > Nn_3, \text{ and}$$

$$Nn_1 + Nn_2 + Nn_3 < N_s.$$

20 Figure 3 shows simulated graphs of the threshold voltage, V_{th} , for transistors having a gate oxide layer 4 nm in thickness and for a drain/source voltage of 1.5 volts as a function of the effective channel length. The lengths, L_p , and the concentrations, Np , of the first pockets doped with a dopant of the same type as the substrate correspond to the minimum channel length to be obtained and the highest doping.

25 Curve A corresponds to the stacking of a single second pocket ~~according to the invention~~ and shows that a flat V_{th} is obtained for a channel length down to $0.15 \mu m$.

Curve B corresponds to the stacking of two second pockets according to the invention and shows that a flat V_{th} is obtained for a channel length down to $0.07\ \mu m$.

Finally, curve C corresponds to the stacking of seven second pockets according to the invention and shows that a flat V_{th} can be obtained for a channel length down to $0.025\ \mu m$.



Thus, the above curves show that the necessary doping levels remain reasonable and make it possible to obtain flat curves of V_{th} as a function of the effective channel length down to effective lengths of $25\ nm$; This may be so even with gate oxide thicknesses of $4\ nm$.

ABSTRACT


The invention concerns a semiconductor device comprising in the channel region (6) first voids (7,8) adjacent to the junctions (4, 5) which have a predetermined length L_p and a dopant concentration N_p of a first conductivity type of the substrate (1) dopant locally increasing the net substrate concentration and second voids (9, 10) superposed on the first voids having a length L_n and a dopant concentration N_n of a second conductivity type opposed to the first conductivity type satisfying the relationships $L_n > L_p$ and $N_n < N_p$ and locally decreasing the net substrate concentration but without modifying the type of conductivity. The invention is applicable to a MOS transistor.

A semiconductor device may include a channel region formed between a source and a drain region. One or more first pockets may be formed in the channel region adjacent to junctions. The first pockets may be doped with a dopant of the first conductivity type. At least one second pocket may be formed adjacent to each of the junctions and stacked against each of the first pockets. The second pocket may be doped with a dopant of a second conductivity type such that the dopant concentration in the second pocket is less than the dopant concentration in the first pockets. The second pocket may reduce a local substrate concentration without changing the conductivity type of the channel region.

1/2

FIG.1FIG.2

2/2

FIG.3

DECLARATION AND POWER OF ATTORNEY
U.S.A.

Attorneys' Docket n°

As a below named inventor, I hereby declare that :

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original , first and sole inventor (if only one name is listed below), or the below named inventors believe they are the original, first and joint inventors (if plural names are listed below) , of the subject matter which is claimed and for which patent is sought on the invention entitled : SEMICONDUCTOR DEVICE WITH COMPENSATED THRESHOLD VOLTAGE AND METHOD FOR MAKING SAME

whis is described and claimed in

(X) PCT International Application N° PCT/FR00/01537 filed June 5 2000
() the attached specification
(X) the specification in application Serial N°10/018,179 Filed DECEMBER 11, 2001

AND

and was amended on

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims , as amended by any amendment referred to above.

I acknowledge the duty to disclose to the Patent Office all information known to me to be material to patentability of the subject matter claimed in this application , as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code , § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having filing date before that of the application on which priority is claimed :

Foreign/PCT Appln. N°	Country	Filing Date	Priority Claimed (Yes / No)
9907391	France	11 june 1999	Yes

I hereby claim the benefit under Title 35, United States Code §120 of any United States application(s) or any PCT international application(s) designating the United States listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information known to me to be material to the patentability of the subject matter claimed in this application , as "materiality" is defined in Title 37, Code of Federal Regulations, §1.56 which become available between the filing date of the prior application and the national or PCT International filing date of this application :

U.S. Application N°	Filing Date	Status (patented/pending/abandoned)

Please direct all communications as follows :

Eric B. Meyertons
Conley, Rose & Tayon, P.C.
P.O. Box 398
Austin, Texas 78767-0398
Ph. (512) 476-1400

Signature : R. Gwoziecki Date : 06 February 2002
Romain GWOZIECKI